1. An integrated modeling approach to solder joint formation
2. Bailey, C. McManus, K. Wheeler, D., Lu, H. and Chow, P. (1999b), “Large‐scale parallel simulations for the assembly of flip‐chip components to printed circuit boards”,Proceedings of InterPACK ’99 Conference, Advances in Electronic Packaging, Vol. 26 No. 1349‐1354, ASME, Honolulu, HI.
3. Chandler, N. (1998), “Industry’s stated needs”,ITIC Survey, presented at EMERnet launch meeting, December.
4. New challenges in solder-paste printing
5. Simulation of the stencil printing process [solder pastes]