Author:
Safaei Mehrabani Yavar,Maleknejad Mojtaba,Rostami Danial,Uoosefian HamidReza
Abstract
Purpose
Full adder cells are building blocks of arithmetic circuits and affect the performance of the entire digital system. The purpose of this study is to provide a low-power and high-performance full adder cell.
Design/methodology/approach
Approximate computing is a novel paradigm that is used to design low-power and high-performance circuits. In this paper, a novel 1-bit approximate full adder cell is presented using the combination of complementary metal-oxide-semiconductor, transmission gate and pass transistor logic styles.
Findings
Simulation results confirm the superiority of the proposed design in terms of power consumption and power–delay product (PDP) criteria compared to state-of-the-art circuits. Also, the proposed full adder cell is applied in an 8-bit ripple carry adder to accomplish image processing applications including image blending, motion detection and edge detection. The results confirm that the proposed cell has premier compromise and outperforms its counterparts.
Originality/value
The proposed cell consists of only 11 transistors and decreases the switching activity remarkably. Therefore, it is a low-power and low-PDP cell.
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering
Reference37 articles.
1. Carbon nanotubes for high-performance electronics – progress and prospect;Proceedings of the IEEE,2008
2. An efficient inexact full adder cell design in CNFET technology with high-PSNR for image processing;International Journal of Electronics,2019
3. The twin-transistor noise-tolerant dynamic circuit technique;IEEE Journal of Solid-State Circuits,2001
4. Deng, J. and Wong, H.-S.P. (2007a), “Device modeling and circuit performance evaluation for nano-scale devices: silicon technology beyond 45 nm node and carbon nanotube field effect transistors, Ph.D. Thesis, Stanford University”, Ph.D., Stanford University,
5. A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application – part I: model of the intrinsic channel region;IEEE Transactions on Electron Devices,2007