Author:
Zandevakili Hamed,Mahani Ali,Saneei Mohsen
Abstract
Purpose
– One of the main issues which microelectronics industry encounter is reliability as feature sizes scale down to nano-design level. The purpose of this paper is to provide a probabilistic transfer matrix based to find the accurate and efficient method of finding circuit’s reliability.
Design/methodology/approach
– The proposed method provides a probabilistic description of faulty behavior and is well-suited to reliability and error susceptibility calculations. The proposed method offers accurate circuit reliability calculations in the presence of reconvergent fanout. Furthermore, a binary probability matrix is used to not only resolve signals correlation problem but also improve the accuracy of the obtained reliability in the presence of reconverging signals.
Findings
– The results provide the accuracy and computation time of reliability evaluation for ISCAS85 benchmark schemes. Also, simulations have been conducted on some digital circuits involving LGSynth’91 circuits. Simulation results show that proposed solution is a fast method with less complexity and gives an accurate reliability value in comparison with other methods.
Originality/value
– The proposed method is the only scheme giving the low calculation time with high accuracy compared to other schemes. The library-based method also is able to evaluate the reliability of every scheme independent from its circuit topology. The comparison exhibits that a designer can save its evaluation time in terms of performance and complexity.
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computational Theory and Mathematics,Computer Science Applications
Reference32 articles.
1. Abdollahi, A.
(2007), “Probabilistic decision diagrams for exact probabilistic analysis”, Proc. of IEEE/ACM Int. Conf. on Computer Aided Design (ICCAD), November, pp. 266-272.
2. Asadi, G.
and
Tahoori, M.B.
(2005), “An accurate SER estimation method based on propagation probability,” Proc. Design, Automation and Test in Europe Conf. (DATE), March, pp. 306-307.
3. Bhaduri, D.
and
Shukla, S.
(2004), “Nanoprism: a tool for evaluating granularity versus reliability tradeoffs in nano architectures”, Proc. 14th ACM Great Lakes Symposium on VLSI, Boston, MA, April, pp. 109-112.
4. Bhaduri, D.
,
Shukla, S.
,
Graham, P.
and
Gokhale, M.
(2007), “Scalable techniques and tools for reliability analysis of large circuits”, Proc. 20th Int. Conf. on VLSI Design, Bangalore, January, pp. 705-710.
5. Boncalo, O.
and
Amaricai, A.
(2009), “Two phase reliability analysis of quantum circuits in a block based approach”,
Mixed Design of Integrated Circuits and Systems J. (MIXDES)
, Vol. 50 No. 12, pp. 90-93.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献