1. K. Young Bok, K. Yong-Bin, and K. Lombardi, “A novel design methodology to optimize the speed and power of the CNTFET circuits,” in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, 2009, pp. 1130–1133.
2. K. Yong-Bin, “Integrated circuit design using carbon nanotube field effect transistor,” Transactions on Electrical and Electronic Materials, vol. 12, no. 5, pp. 175–188, 2011.
3. L. Sheng, K. Yong-Bin, and F. Lombardi, “A novel CNTFET-based ternary logic gate design.” in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, 2009, pp. 435–438.
4. C. Geunho, K. Yong-Bin, F. Lombardi, and M. Choi, “Performance evaluation of CNFET-based logic gates,” in 2009 IEEE Instrumentation and Measurement Technology Conference, 2009, pp. 909–912.
5. B. Jingwei and Y. Huang, “Fabrication and electrical properties of graphene nanoribbons,” Materials Science and Engineering: R: Reports, vol. 70, no. 3–6, pp. 341– 353, 2010.