Booth Algorithm with Implementation of UART Module using FPGA
-
Published:2020-03-12
Issue:2
Volume:12
Page:
-
ISSN:2229-838X
-
Container-title:International Journal of Integrated Engineering
-
language:
-
Short-container-title:IJIE
Author:
,Mahamad Abd Kadir,Sidek Azmi, ,Saon Sharifah, ,Fatt Kong Kenneth Wong, ,Khan Iqbal A.,
Abstract
FPGA gives high level of flexibility to the user to rapidly construct and test any hardware. It has a lot of gates which are used depending upon the hardware to be implemented. These project aims at designing Booth multiplier using VHDL for signed bit multiplication in FPGA for high speed operations, developed and implemented of UART module required to enable two-way communication between the DE-2 board and computer. It is also designed GUI interface using MATLAB for sending data and enable the output of the process result to be displayed. The Booth multiplier was implemented using the algorithm in both signed and unsigned number and the input and output of the multiplication was successfully achieved and confirmed through simulation. The GUI was implemented and tested, which UART module also performed well for transmitting and receiving of 8-bit width data. In general, the objective of this project was successfully achieved, which, the result of the component part were able to be tested.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献