1. A new Architecture for High-performance Programmable Logic Controller, Proceedings of the IECON'97 23rd International Conference on Industrial Electronics, Control and Instrumentation;Aramaki;IEEE part,1997
2. Automatic with STEP7 in STL and SCL - SIMATIC S7-300/400 Programmable Controllers;Berger,2001
3. Remarks on Parallel Bit-Byte CPU structures of Programmable Logic Controllers;Chmiel,2005
4. Chmiel M., Hrynkiewicz E., Milik A. (2005), Concurrent operation of the processors in Bit-Byte CPU of a PLC, Preprints of the IFAC World Congress, Prague, Czech Republic, July 3-8, 2005.
5. Chmiel M., Hrynkiewicz E. (2006), Improving of Concurrent Operation of the Bit-Byte PLC CPU, International Conference on PDS, pp.15-20, Brno, Czech Republic, February 14-17, 2006.