Affiliation:
1. AGH University of Science and Technology, al. Mickiewicza 30, 30-059 Kraków
Abstract
Abstract
In this paper an FPGA based embedded vision system for face detection is presented. The sliding detection window, HOG+SVM algorithm and multi-scale image processing were used and extensively described. The applied computation parallelizations allowed to obtain real-time processing of a 1280 × 720 @ 50Hz video stream. The presented module has been verified on the Zybo development board with Zynq SoC device from Xilinx. It can be used in a vast number of vision systems, including diver fatigue monitoring.
Reference25 articles.
1. [1] Bailey, D.G. (2011). Design for Embedded Image Processing on FPGAs. Wiley
2. [2] Bryla, M. (2015). Smart camera for people recognition based on face image implemented on the heterogeneous Zynq platform. Master Thesis, AGH University of Science and Technology
3. [3] Dalal, N., Triggs, B. (2005). Histograms of oriented gradients for human detection. In 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR’05), 1, 886–893
4. [4] Das, S., Jariwala, A., Engineer, P. (2012). Modified architecture for real-time face detection using FPGA. In Engineering (NUiCONE), 2012 Nirma University International Conference on, pp. 1–5
5. [5] Gao, C., Lu, S-L. (2008). Novel FPGA based Haar classifier face detection algorithm acceleration. In Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, pp. 373–378
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献