Investigations with Reversible Feynman Gate and Irreversible Logic Schematics

Author:

Tripathi Devendra Kr.

Abstract

Abstract In the contemporary world there is enormous hike in communication engineering applications, outcome with massive heat dissipation from the processing nodes. So energy efficient information network is one of paramount issue nowadays. For that optical reversible computing could be a landmark with base as optical logic gate. Reduction in power dissipation, consumption could be accomplished through a blend of reversible and irreversible optical processing and the nodes may recuperate the data. Accordingly, in this article two designs with semiconductor optical amplifier, used as Mach–Zehnder interferometer based all optical reversible Feynman gate, irreversible AND logic gate within a single photonic circuit has been proposed. The output waveforms for AND logic operation, Feynman logic the P (data output identical to input), Q (A ⊕ B) has been verified at 100 Gbps data rate. The designs have been evaluated on the basis of key parameter extinction ratio factor. Numerical simulations have inferred excellent ER performance with design-2(ER>13 dB) in contrast to design-1(ER as 10.2 dB). Performance evaluations for significant deign parameters as pump current, length, width, carrier transport, confine and current injection factor yielded excellent performance. This evaluation could be an assist toward design of contemporary optical networks.

Publisher

Walter de Gruyter GmbH

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Atomic and Molecular Physics, and Optics

Reference70 articles.

1. A universal architecture for multi-valued reversible logic;Multiple-Valued Logic J,2000

2. Design of a compact reversible binary coded decimal adder circuit;J Syst Architecture,2006

3. Polarization encoded all-optical quaternary multiplexer and demultiplexer—A proposal;Optik,2009

4. All-optical arithmetic unit with the help of terahertz optical asymmetric demultiplexer (TOAD) based tree architecture;Appl Opt,2008

5. Efficient adder circuits based on a conservative reversible logic-gate;IEEE Proc. ISVLSI,2002

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3