Estimating and minimizing the eddy current loss in a permanent magnetic fault current limiter-Reference-Cited by-同舟云学术

Estimating and minimizing the eddy current loss in a permanent magnetic fault current limiter

Published:2023-01-18 Issue:0 Volume:0 Page:
ISSN:2194-5756
Container-title:International Journal of Emerging Electric Power Systems
language:en
Short-container-title:

Author:

Das Subhamoy¹,Santra Tapan²^ORCID,Choudhury Amalendu Bikash³,Roy Debabrata³,Yamada Sotoshi⁴

Affiliation:

1. Department of Electrical Engineering , Indian Institute of Engineering Science and Technology , Howrah , WB , India

2. Kalyani Government Engineering College , Kalyani , 741235 , India

3. Bengal Engineering and Science University , Shibpur , Howrah , India

4. Department of Production System Engineering and Sciences , Komatsu University , Komatsu , Ishikawa , Japan

Abstract

Abstract This research paper represents the estimation and reduction of eddy current loss in a Magnetic Fault Current Limiter (MFCL). The nonlinear model of the device is established using electromagnetic coupled circuit supported by Finite Element Model. The current limiting performance of the MFCL is investigated by simulation study as well as laboratory testing. It is further observed that a significant amount of eddy current loss takes place inside the core and permanent magnet of the device. Different methods (shorting ring, lamination of permanent magnet and variation of magnet length) are proposed to reduce the eddy current. The advantages and disadvantages of these methods are discussed. Some design modifications are also proposed to minimize the temperature rise caused by the eddy current.

Funder

Department of Science & Technology and Biotechnology, Government of West Bengal, India

Publisher

Walter de Gruyter GmbH

Subject

Energy Engineering and Power Technology

Link

https://www.degruyter.com/document/doi/10.1515/ijeeps-2022-0268/pdf

Reference20 articles.

1. Wei, L, Chen, B, Yuan, J, Tian, C, Zhong, Y, Li, X, et al.. Performance and optimization study of a novel compact permanent-magnet-biased fault current limiter. IEEE Trans Magn 2017;99:1. https://doi.org/10.1109/TMAG.2017.2715063.

2. King, EF, Chikhani, AY, Hackam, R, Salama, MMA. A microprocessor-controlled variable impedance adaptive fault current limiter. IEEE Trans Power Deliv 1990;5:1830–8. https://doi.org/10.1109/61.103679.

3. Inaba, T. Performance of a fault-current limiter with a new type of direct-cooled tubular element. IEEE Trans Power Apparatus Syst 1984;103:1888–94. https://doi.org/10.1109/tpas.1984.318654.

4. Komatsu, W, Giaretta, AR, de Miranda, RD, Jardini, JA, Casolari, RP, Vasquez-Arnez, RL, et al.. Fault current limitation using thyristor based devices. In: 2014 international power electronics conference (IPEC-Hiroshima 2014–ECCE ASIA); 2014:1276–82 pp.

5. dos Santos, G, Martins, FGR, Sass, F, Sotelo, GG, Morandi, A, Grilli, F. A 3-D finite-element method approach for analyzing different short circuit types in a saturated iron core fault current limiter. IEEE Trans Appl Supercond 2022;32:1–13. https://doi.org/10.1109/TASC.2022.3142047.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Performance Evaluation of a Permanent Magnetic Fault Current Limiter at Various Supply Voltages;2023 5th International Conference on Energy, Power and Environment: Towards Flexible Green Energy Technologies (ICEPE);2023-06-15