1. [1] Suné, J., Olivo, P., Riccó, B. (1992). Quantum-mechanical modeling of accumulation layers in MOS structure. IEEE Transactions on Electron Devices, 39 (7), 1732-1739.
2. [2] Sun, J.P., Wang, W., Toyabe, T., Gu, N., Mazumder, P. (2006). Modeling of gate current and capacitance in nanoscale-MOS structures. IEEE Transactions on Electron Devices, 53 (12), 2950-2957.
3. [3] Vogel, E.M., Brown, G.A. (2003). Challenges of electrical measurements of advanced gate dielectrics in metal-oxide-semiconductor devices. In International Conference on Characterization and Metrology for ULSI Technology, March 24-28, 2003, Austin, Texas. AIP Publishing, Vol. 683, 771-781.
4. [4] Hauser, J.R., Ahmed, K. (1998). Characterization of ultra-thin oxides using electrical CV and IV measurements. In International Conference on Characterization and Metrology for ULSI Technology, March 23-27, 1998, Gaithersburg, Maryland. AIP Publishing, Vol. 449, 235-239.
5. [5] Richter, C.A., Hefner, A.R., Vogel, E.M. (2001). A comparison of quantum-mechanical capacitance-voltage simulators. IEEE Electron Device Letters, 22 (1), 35-37.