A Frequency Multiplier Based on Time Recursive Processing

Author:

Perisic D. M.,Zoric A. C.,Gavric Z.

Abstract

This paper describes a digital frequency multiplier for a pulse rate. The multiplier is based on the recursive processing of the input and output periods and their time differences. Special emphasis is devoted to the techniques which provide the development of multipliers based on this principle. The circuit is defined by two system parameters. One is the ratio of two clock frequencies and the other is a division factor of a binary counter. The realization of the circuit is described. The region of the system parameters for the stable circuit is presented. The different aspects of applications and limitations in realization of the circuit are considered. All mathematical analyses are made using a Z transform approach. It is shown that the circuit can be also used in tracking and prediction applications. Computer simulations are performed to prove the correctness of the math and the whole approach.

Publisher

Engineering, Technology & Applied Science Research

Reference10 articles.

1. D. M. Perisic, M. Bojovic, “Application of Time Recursive Processing for the Development of the Time/Phase Shifter”, Engineering, Technology & Applied Science Research, Vol. 7, No. 3, pp. 1582-1587, 2017

2. D. M. Perisic, M. Perisic, S. Rankov, “Phase Shifter Based on a Recursive Phase Locked Loop of the Second Order”, Revue Roumaine des Sciences Techniques, Serie Electrotechnique et Energetique, Vol. 59, No. 4, pp. 391–400, 2014

3. D. M. Perisic, A. Zoric, D. Babic, D. D. Perisic, “Recursive PLL of the First Order”, Przeglad Elektrotechniczny, Vol. 89, No. 7, pp. 50-53, 2013

4. D. M. Perisic, A. Zoric, S. Obradovic, D. D. Perisic, “FLL as digital period synthesizer based on Binary Rate Multiplier control”, Przeglad Elektrotechniczny, Vol. 89, No. 1, pp. 145-148, 2013

5. D. M. Perisic, M. Bojovic, “Multipurpose Time Recursive PLL”, Revue Roumaine des Sciences Techniques, Serie Electrotechnique et Energetique, Vol. 61, No. 3, pp. 283–288, 2016

Cited by 3 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. FPGA Implementation of a Resource Efficient Vedic Multiplier using SPST Adders;Engineering, Technology & Applied Science Research;2023-06-02

2. Highly Stable Photonic Local Carriers for Phased Array Receiver System;Engineering, Technology & Applied Science Research;2020-10-26

3. Frequency Locked Loop Based on the Time Nonrecursive Processing;Engineering, Technology & Applied Science Research;2018-10-13

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3