1. 1) M. Kado, Transistor Gijyutsu, 2005-4, p. 211 (2005).
2. 2) H. Utsunomiya, JPCA NEWS, October, p. 16 (2009).
3. 3) T. Tsukui, J. of Japan Institute of Electronics Packaging, 8, 523 (2005).
4. 4) R. Schueller, SMTA International Proceedings, Orlando, FL, Oct. (2007).
5. 5) P. Mazurkiewicz, Proceedings of 32nd International Symposium for Testing and Failure Analysis, p. 469 (2006).