1. ABRAHAM, J. A. and GAJSKI, D. D. Easily testable high-speed realization of registertransfer-level operations. 10th Fault-Tolerant Computing Symposium (FTCS-10). Kyoto, Japan. pp.339–344.
2. Modulo (2n+1) arithmetic logic
3. A look-up table VLSI design methodology for RNS structures used in DSP applications
4. Beaumont-SMITH, A. and LIM, C. C. Parallel prefix adder design. 15th IEEE Symposium on Computer Arithmetic. Los Alamitos, CA, USA. pp.218–225.
5. A Regular Layout for Parallel Adders