Influence of Time Delay on Pull-in Behaviour of Dither Optical Phase-Lock Loop-Reference-Cited by-同舟云学术

Influence of Time Delay on Pull-in Behaviour of Dither Optical Phase-Lock Loop

Published:2018-04-26 Issue:5 Volume:65 Page:679-688
ISSN:0377-2063
Container-title:IETE Journal of Research
language:en
Short-container-title:IETE Journal of Research

Author:

Banerjee Abhijit¹,Biswas Baidyanath²

Affiliation:

1. Department of Applied Electronics and Instrumentation Engineering, Academy of Technology, Maulana Abul Kalam Azad University of Technology , Adisaptagram, Hooghly, India

2. Education Division, Sir J. C. Bose School of Engineering, SKF Group of Institution, Maulana Abul Kalam Azad University of Technology , Mankundu, Hooghly, India

Publisher

Informa UK Limited

Subject

Electrical and Electronic Engineering,Computer Science Applications,Theoretical Computer Science

Link

https://www.tandfonline.com/doi/pdf/10.1080/03772063.2018.1452640

Reference18 articles.

1. Balanced phase-locked loops for optical homodyne receivers: Performance analysis, design considerations, and laser linewidth requirements

2. Decision-driven phase-locked loop for optical homodyne receivers: Performance analysis and laser linewidth requirements

3. Optical phase locked loop for transparent inter-satellite communications

4. Optical Phase Locking by Local Oscillator Phase Dithering

5. Optical homodyne PSK demonstration of 1.5 photons per bit at 156 Mbps with rate-½ turbo coding

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Three Ways Chip to Chip Communication via a Single Photonic Structure: A Future Paragon of 3D Photonics to Optical VLSI;IETE Journal of Research;2021-04-18