1. M. Heinrich, J. Kuskin, D. Ofelt, J. Heinlein, J. Baxter, J.P. Singh, R. Simoni, K. Gharachorloo, D. Nakahira, M. Horowitz, A. Gupta, M. Rosenblum & J. Hennessy, The performance impact of flexibility in the Stanford FLASH multiprocessor, Proc. 6th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, San Jose, CA, USA, 1994, 274–284.
2. S.J. Eggers, Simulation analysis of data sharing in shared memory multiprocessors, Ph.D. Dissertation, Department of Computer Science and Engineering, University of California, Berkeley, 1989.
3. M. Tomasevic & V. Milutinovic, The cache coherence problem in shared-memory multiprocessors—hardware solutions (Los Alamitios, CA: IEEE CS Press, 1993).
4. C.C. Chou, Parallel simulation and its performance evaluation, Technical Report 93-02, Ph.D. Dissertation, Department of Computer Science, the University of Iowa, Iowa City, IA, USA, 1993.
5. Institute of Electronics and Electronics Engineers, Inc., IEEE standard for Futurebus+—logical protocol specification, IEEE Std896.1, 1994.