1. LMS adaptive filters using distributed arithmetic for high throughput
2. Anil, R., Sampath, P. P. V. A., & Kumar, P. S. (2022, December). Area efficient VLSI design for image processing using the modified CORDIC algorithm. Proceedings of the 2022 IEEE 3rd International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA), Bangalore, India (pp. 1–7). IEEE.
3. Bsoul, A. A. M., Wilton, S. J. E., Tsoi, K. H., and Luk, W. (2016). An FPGA architecture and CAD flow supporting dynamically controlled power gating. IEEE Transactions On Very Large Scale Integration (VLSI) Systems. https://doi.org/10.1109/TVLSI.2015.2393914
4. Chen, J., Tan, J., Chang, C.-H., & Feng, F. (2016). A New Cost-aware Sensitivity-Driven algorithm for the design of FIR filters. Proceedings of the IEEE Transactions On Circuits And Systems—I: Regular Papers. https://doi.org/10.1109/TCSI.2016.2557840
5. A Novel Clock Gating Approach for the Design of Low-Power Linear Feedback Shift Registers