An efficient current-based logic cell model for crosstalk delay analysis-Reference-Cited by-同舟云学术

An efficient current-based logic cell model for crosstalk delay analysis

Published:2013-04 Issue:4 Volume:100 Page:439-467
ISSN:0020-7217
Container-title:International Journal of Electronics
language:en
Short-container-title:International Journal of Electronics

Author:

Nazarian Shahin,Das Debasish

Publisher

Informa UK Limited

Subject

Electrical and Electronic Engineering

Link

http://www.tandfonline.com/doi/pdf/10.1080/00207217.2012.713015

Reference23 articles.

1. Amin, C.S, Kashyap, C.V., Menezes, N., Killpack, K., and Chiprout, E. (2006), ‘A multi-port current source model for multiple-input switching effects in CMOS library cells’, inDesign Automation Conference, pp. 247–252

2. Arunachalam, R., Rajagopal, K., and Pilleggi, L.T. (2000), ‘Taco: Timing Analysis with Coupling’, inDesign Automation Conference, pp. 266–269

3. Bai, X., Chandra, R., Dey, S., and Srinivas, P.V. (2003), ‘Noise-aware Driver Modeling for Nanometer Technology’, inInternational Symposium on Physical Design, pp. 177–182

4. Nonlinear Programming

5. Cadence. (2005). ‘Open Source ECSM Format Speciﬁcation Version 1.2’. http://www.cadence.com/webforms/ecsm

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Relative stability of shielded top- and side-contact MLGNR interconnects;International Journal of Electronics Letters;2020-07-20

2. Test Vectors Generation for Crosstalk Coupling Delay Faults by Boolean Satisfiability;Proceedings of the 2015 International Conference on Electrical and Information Technologies for Rail Transportation;2016

3. Testability analysis for crosstalk faults in VLSI circuits by using binary decision diagrams;SPIE Proceedings;2015-12-03