1. Akashe, S., Tiwari, N. K., Shrivas, J. & Sharma, R. (2012). A novel high speed & power efficient half adder design using MTCMOS technique in 45 nm regime. InIEEE international conference on advanced communication, control & computing technologies(pp. 157–161). Tamilnadu, India.
2. 2001 technology roadmap for semiconductors
3. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI
4. Augsburger, S. & Nigolic, B. (2002). Combining dual-supply, dual-threshold and transistor sizing for power reduction. InIEEE international conference on computer design: VLSI in computers and processors, (pp. 316–321). Freiburg, Germany.