1. Macromodeling CMOS circuits for timing simulation
2. A recursive technique for computing delays in series-parallel MOS transistor circuits
3. Chan, P.K. and Karplus, K. “Computing Signal Delay in General RC Networks by Tree/Link Partitioning,”. Proceeding of 26th ACM/IEEE Design Automation Conference. Las Vegas, Nevada. pp.485–490.
4. Chang, F.C., Chen, C.F. and Subramaniam, P. “An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits,”. Proceeding of 25th Design Automation Conference. Anaheim, CA. pp.282–287.
5. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers