1. Ayoub, R and Orailoglu, A. 2005. A unified transformational approach for reductions in fault vulnerability, power, and crosstalk noise and delay on processor buses.In: Proceedings of the ASP-DAC design automation conference. 18–21 January2005, Shanghai. China, Vol. 2, 729–734
2. Benini, L.et al., 1997. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems.In: Proceedings of seventh Great Lakes symposium on VLSI, 13–15 March, Urbana-Champaign, IL 77–82
3. An interconnect-centric design flow for nanometer technologies
4. Duan, C. Tirumala, A., and Khatri, S.P., 2001. Analysis and avoidance of cross-talk in on-chip buses.In: Proceedings of hot interconnects, 22–24 August, Stanford University, CA, 133–138
5. Interconnect noise analysis and optimization in deep submicron technology