1. Albonesi, D. H. (1999). Selective cache ways: On-demand cache resource allocation. InProceedings of the international symposium on microarchitecture(pp. 70–75). Washington DC: IEEE Computer Society.
2. Canal, R., Gonzalez, A. & Smith, J. E. (2000). Very low power pipelines using significance compression. InThe 33rd annual IEEE/ACM international symposium on microarchitecture(pp. 181–190). New York, NY: Association of Computer Machinery.
3. Chen, H. C. & Chiang, J. S. (2005). Low-power way-predicting cache using valid-bit pre-decision for parallel architecture. In19th international conference on advanced information networking and applications, vol. 2 (pp. 203–206). Washington DC: IEEE Computer Society.
4. Gu, J., Hui, G. & Li, P. (2009). ROBTIC: An on-chip instruction cache design for low power embedded systems. In15th IEEE international conference on embedded and real-time computing systems and applications, (pp. 419–424, 24–26). Washington DC: IEEE Computer Society.
5. Inoue, K., Ishihara, T. & Murakami, K. (1999). Way-predicting set- associative cache for high performance and low energy consumption. InProceedings of the international symposium on low power electronics and design(pp. 273–275). New York, NY: Association of Computer Machinery.