1. Logic Minimization Algorithms for VLSI Synthesis
2. HELLIWELL , M., andPERKOWSKI , M.,1988,A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms.Proceedings of the 25th A.C.M./I.E.E.E. Design Automation Conference, pp.427–432.