1. P. Gargini, “The International Technology Roadmap for Semiconductors (ITRS): “Past, present and future,” GaAs IC Symposium, 22nd Annual, pp. 3–5, 2000.
2. V.D. Agrawal and C.S Sharad, “Test Generation for VLSI Chips,” Comp. Society Press, Washington, 1988.
3. P.H. Bardell, W.H. McAnney, and J. Savir, “Built in Test for VLSI: Pseudorandom Techniques,” New York: John Wiley &Sons, 1987.
4. R. David, “Random Testing of Digital Circuits,” Marcel Dekker Inc., New York, 1998.
5. M.A Abramovici, M.A. Breuer, and A.D Friedman, “Digital Systems Testing and Testable Design,” Computer Science Press, NY, USA, 1990.