Complete and Improved FPGA Implementation of Classic McEliece
-
Published:2022-06-08
Issue:
Volume:
Page:71-113
-
ISSN:2569-2925
-
Container-title:IACR Transactions on Cryptographic Hardware and Embedded Systems
-
language:
-
Short-container-title:TCHES
Author:
Chen Po-Jen,Chou Tung,Deshpande Sanjay,Lahr Norman,Niederhagen Ruben,Szefer Jakub,Wang Wen
Abstract
We present the first specification-compliant constant-time FPGA implementation of the Classic McEliece cryptosystem from the third-round of NIST’s Post-Quantum Cryptography standardization process. In particular, we present the first complete implementation including encapsulation and decapsulation modules as well as key generation with seed expansion. All the hardware modules are parametrizable, at compile time, with security level and performance parameters. As the most time consuming operation of Classic McEliece is the systemization of the public key matrix during key generation, we present and evaluate three new algorithms that can be used for systemization while complying with the specification: hybrid early-abort systemizer (HEA), single-pass early-abort systemizer (SPEA), and dual-pass earlyabort systemizer (DPEA). All of the designs outperform the prior systemizer designs for Classic McEliece by 2.2x to 2.6x in average runtime and by 1.7x to 2.4x in time-area efficiency. We show that our complete Classic McEliece design for example can perform key generation in 5.2 ms to 20 ms, encapsulation in 0.1 ms to 0.5 ms, and decapsulation in 0.7 ms to 1.5 ms for all security levels on an Xlilinx Artix 7 FPGA. The performance can be increased even further at the cost of resources by increasing the level of parallelization using the performance parameters of our design.
Publisher
Universitatsbibliothek der Ruhr-Universitat Bochum
Subject
Artificial Intelligence,Computer Graphics and Computer-Aided Design,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Software
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Universal Gaussian elimination hardware for cryptographic purposes;Journal of Cryptographic Engineering;2024-05-22
2. Dynamic Pulse Switching for Protection of Quantum Computation on Untrusted Clouds;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06
3. Optimised AES with RISC-V Vector Extensions;2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS);2024-04-03
4. A Safety-Critical, RISC-V SoC Integrated and ASIC-Ready Classic McEliece Accelerator;Lecture Notes in Computer Science;2024
5. Fast and Efficient Hardware Implementation of HQC;Lecture Notes in Computer Science;2024