1. L. Benini and G. D. Micheli. Network on Chips: A New SoC Paradigm. IEEE Computer, 35(1):70–78, January 2002.
2. P. Bhojwani and R. Mahapatra. Interfacing Cores with On-chip Packet-Switched Networks. In IEEE Proceedings on VLSI Design, pages 382–387, January 2003.
3. W. Brainbridge and S. Furber. Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding. In International Symposium on Asynchronous Circuits and Systems (ASYNC), pages 118–126, 2001.
4. A. S. Cassidy, J. M. Paul, and D. E. Thomas. Layered, Multi-Threaded, High-Level Performance Design. In Design Automation and Test in Europe, DATE, pages 954–959, March 2003.
5. J. Cong. An Interconnect-Centric Design Flow for Nanometer Technologies. In International Symposium on VLSI Technology, Systems, and Applications, pages 54–57, 1999.