Author:
El-Moursy Magdy A.,Friedman Eby G.
Publisher
Kluwer Academic Publishers
Reference31 articles.
1. National Technology Roadmap for Semiconductors: Semiconductor Industry Association, 1997.
2. International Technology Roadmap for Semiconductors: Semiconductor Industry Association, Edition 2001.
3. S. Borkar, “Obeying Moore’s Law beyond 0.18 Micron,” Proceedings of the ASIC/SOC Conference, pp. 26–31, September 2000.
4. A. V. Mezhiba and E. G. Friedman, “Trade-offs in CMOS VLSI Circuits,” Trade-offs in Analog Circuit Design The Designer’s Companion, C. Toumazou, G. Moschytz, and B. Gilbert (Eds.), Dordrecht, The Netherlands: Kluwer Academic Publishers, pp. 75–114, 2002.
5. T. Sakurai, “Approximation of Wiring Delay in MOSFET LSI,” IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 4, pp. 418–426, August 1983.