Author:
Yanagawa T.,Bampi S.,Wirth G.
Publisher
Kluwer Academic Publishers
Reference14 articles.
1. Asenov, A (1998) Random Dopant Induced Threshold Voltage Lowering and Fluctuations in Sub-0.1 µm MOSFETs: A 3-D Atomistic Simulation Study. IEEE Trans. on Electron Devices, 45, 2505–2513.
2. Cheng, B et al. (1999) Design Considerations of High-k Gate Dielectrics for sub-0.1µm MOSFETs. IEEE Trans. on Electron Devices, 46, 261–263.
3. Iwai, H (1999) CMOS Technology — Year 2010 and Beyond. IEEE Journal of Solid-State Circuits, 34, 357–366.
4. Kameyama, M et al. (1988) A multiplier chip with multiple-valued bidirectional current mode circuits. IEEE Computer, 21, 43–56.
5. Kameyama, M et al. (1992) Post-binary VLSI system: Interconnection-free computing system. Journal of the Institute of Electronics, Information and Communication Engineers (Japanese), 75, 400–406.