Author:
Hojati Ramin,Isles Adrian,Kirkpatrick Desmond,Brayton Robert K.
Publisher
Springer Berlin Heidelberg
Reference23 articles.
1. V. Bhagwati, S. Devadas, “Automatic Verification of Pipelined Microprocessors”, Proceedings of 31st Design Automation Conference, 1994.
2. J. Burch, “Techniques for Verifying Superscalar Microprocessors”, Design Automation Conference, 1996.
3. J. Burch, D. Dill, “Automated Verification of Pipelined Micro-processors”, Computer-Aided Verification, 1994.
4. Ed C. Clarke, X. Zhao, “Word Level Model Checking, A New Approach for Verifying Arithmetic Circuits”, Technical Report, Carnegie Melon University, May 1995.
5. Szu-Tsung Cheng and Robert K. Brayton, “Compiling Verilog into Automata”, University of California at Berkeley”, Memorandum UCB/ERL M94/37, 1994.
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献