1. M. Powell, S.-H. Yung, B. Falsafi, K. Roy, T.N. Vijaykumar, Reducing leakage in a high-performance deep-submicron instruction cache. IEEE Trans. VLSI Syst. 9(1), 77–89
2. S.K. Jain, P. Aggrawal, in Proceeding of the 19th International Conference on VLSI Design (VLSID’06). A Low Leakage and SNM free SRAM Cell Design in Deep Submicron CMOS Technology (IEEE, 2006)
3. Semiconductor Industry Association (SIA), International Technology Roadmap for Semiconductors 2011 Edition. http://www.itrs.net/Links/2011ITRS/Home2011.htm
4. A. Kanwal, A Review of Carbon Nanotube Field Effect Transistors, Version 2.0. alokik@eden.rutgers.edu (2003)
5. A. Anand, S.R.P. Sinha, Performance evaluation of logic gates based on carbon nano tube field effect transistor. Int. J. Recent Technol. Eng. 2(5) (2013)