1. Rawat, G., Rathore, K., Goyal, S., Kala, S., Mittal, P.: Design and analysis of ALU: vedic mathematics approach. In: International Conference on Computing, Communication and Automation, pp. 1372–1376 (2015)
2. Chuang, C.-T., Mukhopadhyay, S., Kim, J.-J., Kim, K.: High-performance SRAM in nanoscale CMOS: design challenges and techniques. In: IEEE International Workshop on Memory Technology, Design and Testing, pp. 4–12 (2007)
3. Pavlov, A., Sachdev, M.: CMOS SRAM Circuit Design and Parametric Test in Nano Scaled Technologies. Springer, Netherlands (2008)
4. Rawat, B., Gupta, K., Goel, N.: Low voltage 7T SRAM cell in 32 nm CMOS technology node. In: 2018 International Conference on Computing, Power and Communication Technologies (GUCON) (2018)
5. Chang, M.-H., Chiu, Y.-T., Hwang, W.: Design and iso-area Vmin analysis of 9T subthreshold SRAM with bit-interleaving scheme in 65-nm CMOS. IEEE Trans. Circuits Syst. II Exp. Briefs 59(7), 429–433 (2012)