1. Andrews D, Niehaus D, Ashenden P (2004) Programming models for hybrid CPU/FPGA chips. Computer 37(1):118–120
2. Hewlett-Packard. Intel, Microsoft, NEC, ST-Ericsson and T. Instruments, “Universal Serial Bus 3.0 Specification” ,USB Implementers Forum (2011)
3. Bredendiek C, Pohl N, Jaeschke T, Thomas S, Aufinger K, Bilgic A (2012) A 24 GHz wideband single-channel SiGe bipolar transceiver chip for monostatic FMCW radar systems.In: The 7th European Microwave Integrated Circuits Conference, Amsterdam, The Netherlands
4. ARM (2011). AMBA AXI and ACE Protocol Specification, ARM
5. HuX, Jin Y, Li Z (2018) A parallel JTAG-based debugging and selection scheme for multi-core digital signal processors. In: 2018 IEEE International Conference of Safety Produce Informatization (IICSPI)