1. H.R. Mahdiani, A. Ahmadi, S.M. Fakhraie, C. Lucas, Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans. Circuits Syst. 5, 850–862
2. V.G. Oklobdzija, D. Villager. S.S. Liu, IEEE transactions on method for speed optimized partial product reduction andgeneration of fast parallel multipliers using an algorithmic approach (IEEE). 4, 249–306 (2019)
3. S. Vaidya, D. Dandekar, Delay-power performance comparison of multipliers in VLSI design circuit. Int. J. Comput. Netw. Commun. (IJCNC) 2, 440–690 (2019)
4. V. Gupta, D. Mohapatra, S.P. Park, A. Raghunathan, K. Roy, Impact IMPrecise adders for low-power approximate computing, in International Symposium on Low Power Electronics and Design (ISLPED), vol. 2 (2019), pp. 450–553
5. D. Baran, M. Aktan, V.G. Oklobdzija, Energy-efficient implementation of parallel multipliers with improved compressors. IEEE Trans. Electron. Des. (IEEE) 2, 147–152 (2018)