Author:
Roloff Sascha,Hannig Frank,Teich Jürgen
Reference6 articles.
1. W. Huang et al., HotSpot: a compact thermal modeling methodology for early-stage VLSI design, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14.5 (2006), pp. 501–513.
https://doi.org/10.1109/TVLSI.2006.876103
2. S. Pagani et al., MatEx: efficient transient and peak temperature computation for compact thermal models, in 18th Design, Automation and Test in Europe (DATE), Grenoble, France, 9–13 Mar 2015. (2015), pp. 1515–1520.
https://doi.org/10.7873/DATE.2015.0328
3. E. Glocker et al., Emulation of an ASIC power and temperature monitoring system (eTPMon) for FPGA prototyping, in Microprocessors and Microsystems 50 (2017), pp. 90–101. ISSN: 0141-9331.
https://doi.org/10.1016/j.micpro.2017.03.001
4. A. Bogliolo, L. Benini, G. De Micheli, Regressionbased RTL power modeling. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 5(3), 337–372 (2000).
https://doi.org/10.1145/348019.348081
5. S. Sultan, and S. Masud, Rapid software power estimation of embedded pipelined processor through instruction level power model, in International Symposium on Performance Evaluation of Computer Telecommunication Systems (SPECTS), Istanbul, Turkey, 13–16 July 2009, vol. 41 (IEEE, 2009), pp. 27–34