1. Manish Kumar J, So KWH (2017) DSP48E efficient floating point multiplier architectures on FPGA. In: Proceedings of 30th international conference on VLSI design and 16th international conference on embedded systems, Hyderabad, India, pp 1–6
2. Ramesh AP, Tilak AVN, Prasad AM (2013) An FPGA based high speed IEEE-754 double precision floating point multiplier using Verilog. In Proceedings of international conference on emerging trends in VLSI, embedded system, nano electronics and telecommunication system (ICEVENT), Tamil Nadu, India, pp 1–5
3. Srinivasa Rao Y, Kamaraju M, Ramanjaneyulu DVS (2015) An FPGA implementation of high speed and area efficient double precision floating point multiplier using Urdhva Tiryagbhyam technique. In: Proceedings of conference on power, control, communication and computational technologies for sustainable growth (PCCCTSG), Kurnool, India, pp 271–276
4. Pranal DK, Prof. Thakre MN, Prof. Mrs. Mandavgane RN (2014) A survey on 64 bit floating point multiplier based on vedical multiplication techniques. Int J Sci Eng Res 5(2):234–238
5. Sharma B, Bakshi A (2015) Comparison of 24 × 24 bit multipliers for various performance parameters. In: Proceedings of international conference on advent trends in engineering, science and technology, Maharashtra, pp 146–149