Author:
Lyn Poh Yuin,Ghazali Nor Azlin,Mohamed Mohamed Fauzi Packeer,Akbar Muhammad Firdaus
Publisher
Springer Nature Singapore
Reference14 articles.
1. Sireesha P, Kumar GR, Bhargavi CP, Sowjanya A (1916) Manga Rao P (2021) Retraction: design and analysis of 32 bit high speed carry select adder. J Phys Confer Ser 1:12006
2. Sreekanth G, Singh KJ, Sruthi NS (2016) Design of low power and area efficient carry select adder (CSLA) using verilog language. Int J Adv Eng Res Sci 3(12):78–82
3. Nayak VSP, Ramchander N, Reddy RS, Redy THSP, Reddy MS (2016) Analysis and design of low-power reversible carry select adder using D-latch. In: IEEE international conference on recent trends in electronics, information and communication technology (RTEICT) pp 1917–1920
4. Nagulapati Giri MD (2019) A survey on various VLSI architectures of carry select adder. Int J Innov Technol Explor Eng 8(5):470–474
5. Arunakumari S, Rajasekahr K, Sunithamani S, Suresh Kumar D (2023) Carry select adder using binary excess-1 converter and ripple carry adder. In: Lenka TR, Misra D, Fu L (eds) Micro and nanoelectronics devices, circuits and systems. Springer, Singapore, pp 289–294