Author:
Kaur Ravneet,Madhu Charu,Singh Deepti
Reference20 articles.
1. Qian Xie, Jun Xu, and Yuan Taur “Review and Critique of Analytic Models of MOSFET Short-Channel Effects in Subthreshold” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, JUNE 2012.
2. Sajad A. Loan, S. Quresh, and S. Sundar Kumar Iyer, “A Novel Partial-Ground-Plane-Based MOSFET on Selective Buried Oxide: 2-D Simulation Study” IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 5, MARCH 2010.
3. Matteo Agostinelli, Massimo Alioto, David Esseni and Luca Selmi, “Leakage–Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, FEBRUARY 2010.
4. D. Singha, K. P Pradhana, S. K. Mohapatraa, P. K. Sahua “Optimization of Underlap Length for DGMOSFET and FinFET” 3rd International Conference on Recent Trends in Computing 2015 (ICRTC-2015).
5. P. K. Sahu, S. K. Mohapatra, K. P. Pradhan “Impact of Downscaling on Analog/RF Performance of sub-100 nm GS-DG MOSFET” Journal of Microelectronics, Electronic Components and Materials, Vol. 44, No. 2, 2014.