Author:
Shikha Parul,Sharma Manish,Rajput Sachin
Reference7 articles.
1. Patricio Bulić; Zdenka Babić; Aleksej Avramović, A Simple Pipelined Logarithmic Multiplier, IEEE International conference on computer Design 2010.
2. V Mahalingam, N. Rangantathan, Improving Accuracy in Mitchell’s Logarithmic Multiplication Using Operand Decomposition, IEEE Transaction on computers, Vol. 55, No. 2 pp. 1523–1535, December 2006.
3. D.J. Mclaren, Improved Mitchell-Based Logarithmic Multiplier for Low-Power DSP applications, Proceedings of IEEE International SOC Conference 2003 pp. 53–56, 17–20 September 2003.
4. K. H. Abed, R. E. Sifred, “CMOS VLSI Implementation of a Low-Power Logarithmic Converter.” IEEE Transaction on Computers, Vol 52, No. 11, pp. 1221–1228, September 2003.
5. R. K. Agrawal, and H. M. Kittur,” ASIC Based Logarithmic Multiplier using iterative pipelined architecture,” IEEE Conference on information & Communication Technologies (ICT).pp. 362–366 2013.