Publisher
Springer Nature Singapore
Reference10 articles.
1. Chakradhar S, Agrawal V, Bushnell M (1990) Neural net and boolean satisfiability models of logic circuits. IEEE Des Test Comput 7. Accessed 5 Oct 1990
2. Kahraman N, Yildirim T (2008) Technology independent circuit sizing for standard cell-based design using neural networks. www.elsevier.com/locate/dsp. Accessed 13 Dec 2008
3. Khatua K, Maity H, Chattopadhyay S, Sengupta I, Patankar G, Bhattacharya P (2019) A deep neural network augmented approach for fixed polarity AND-XOR network synthesis. In: 2019 IEEE region 10 conference (TENCON 2019)
4. Li Z, Li J, Ren A, Cai R, Ding C, Qian X, Draper J, Yuan B, Tang J (2019) HEIF: highly efficient stochastic computing-based inference framework for deep neural networks. IEEE Trans Comput-Aided Des Integr Circuits Syst 38(8)
5. Lue HT, Hsu PK, Wei ML, Yeh TH, Du PY, Chen WC, Wang KC Optimal design methods to transform 3D NAND flash into a high-density high-bandwidth and low-power nonvolatile computing in memory (nvCIM) accelerator for deep-learning neural networks (DNN)