Author:
Roslan Ameer F.,Kaharudin K. E.,Salehuddin F.,Zain A. S. M.,Hanim A. R.,Hazura H.,Idris S. K.,Napiah Z. A. M.
Reference24 articles.
1. Rezali, F.A., Mazhar, M., Aida, N., Othman, F., Muhamad, S.W.: Performance and device design based on geometry and process considerations for 14/16-nm FinFETs stress engineering. IEEE Trans. Electron Devices 63(3), 974–981 (2016)
2. Chen, C.Y., Lin, J.T., Chiang, M.H.: Comparative study of process variations in junctionless and conventional double-gate MOSFETs. IEEE Nanotechnol. Mater. Devices Conf. IEEE NMDC 2013, 1–2 (2013)
3. Saxena, S., Member, S., Hess, C., Karbasi, H., Rossoni, A., Tonello, S., Mcnamara, P., Lucherini, S., Minehane, S., Dolainsky, C., Quarantelli, M.: Variation in transistor performance and leakage in nanometer-scale technologies. IEEE Trans. Electron Devices 55(1), 131–144 (2008)
4. Mutlu, A.A., Rahman, M., Member, S.: Statistical methods for the estimation of process variation effects on circuit operation. IEEE Trans. Electron. Packag. Manuf. 28(4), 364–375 (2005)
5. Shedabale, S., Ramakrishnan, H., Yakovlev, A., Russell, G., Chattopadhyay, S.: Statistical modelling of the variation in advanced process technologies using a multi-level partitioned response surface approach. IET Circuits Devices Syst. 2(5), 451–464 (2008)