1. Balasubramonian, R., Jouppi, N.P., Muralimanohar, N.: Multi-Core Cache Hirarchies. Morgan and Claypool, California (2011)
2. Chen, Z., Xiao, N., Lu, Y., Liu, F.: Me-CLOCK: a memory-efficient framework to implement replacement policies for large caches. IEEE Trans. Comput. 65(8), 2665–2671 (2016)
3. Kharbutli, M., Sheikh, R.: LACS: a locality-aware cost-sensitive cache replacement algorithm. IEEE Trans. Comput. 63(8), 1975–1987 (2014)
4. Kim, C., Burger, D., Keckler, S.W.: An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches. SIGOPS Oper. Syst. Rev. 36, 211–222 (2002)
5. Chishti, Z., Powell, M.D., Vijaykumar, T.N.: Distance associativity for high-performance energy-efficient non-uniform cache architectures. In: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 55–66 (2003)