1. V. Kursun and E. G. Friedman, “Multi-Voltage CMOS Circuit Design,” John Wiley & Sons Ltd., ISBN 0-470-01023-1, 2006.
2. S. M. Kang and Y. Leblebic, “CMOS Digital integrated circuits Analysis and Design,” Tata McGraw Hill, New Delhi, India, 2013.
3. J. C. Park and V. J. Mooney, “Sleepy Stack Leakage Reduction,” IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 11, pp. 1250–1263, November 2006.
4. Vaibhav Neema, “A Circuit Technique for Leakage Power Reduction in Sleep Mode of Operation”, Journal of circuits, systems and computers word scientific publication, 2007.
5. Hamada M. et al. “A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme,” Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 495–498, 1998.