Design of 30 MHz CMOS Operational Amplifier-Reference-Cited by-同舟云学术

Design of 30 MHz CMOS Operational Amplifier

Published:2016-09-18 Issue: Volume: Page:519-525
ISSN:2194-5357
Container-title:Proceeding of International Conference on Intelligent Communication, Control and Devices
language:
Short-container-title:

Author:

Deepak Prasad ,Ashutosh Pranav ,Apoorva Nimbargi ,Jyoti Singh ,Vijay Nath ,Abhishek Pandey ,Madhu Kumari Ray ,Manish Kumar ,Manish Mishra

Publisher

Springer Singapore

Link

http://link.springer.com/content/pdf/10.1007/978-981-10-1708-7_59

Reference9 articles.

1. Abhishek Pandey, Subhra Chakraborty, Suraj Kumar Saw and Vijay Nath.: A Darlington Pair Transistor Based OperationalAmplifier. Proceedings of 2015 Global Conference on Communication Technologies(2015) 273–276.

2. Abhishek Pandey, Subhra Chakraborty and Vijay Nath,: Slew rate enhancing technique in darlington pair based cmos op-amp. ARPN Journal of Engineering and Applied Sciences Vol. 10 (2015) 3970–3973.

3. D Gangopadhyay, T.K. Bhattacharyya.: A 2.3 GHz gm-boosted high swing class AB ultra wide band op-amp in 0.18um CMOS technology. IEEE 53rd Int.midwest symposium on circuit and systems. (2010) 713–716.

4. T.K.Bhattacharyya, M.K.Hati.: A Power Efficient and constant-gm 1.8 V CMOS Operational Transconductance Amplifier with Rail to Rail input and output ranges for charge pump in Phase locked loop. IEEE Int.conference on Circuit and Systems. Vol. 134 (2012) 38–43.

5. Ramkrishna Kundu, Abhishek Pandey, Dipayan Ghosh, Jyoti Singh, Vijay Nath.: A 4.596 GHz, High slew rate, ultra lowpower cascade operational amplifier in 45 nm CMOS for wireless communication. Int.journal of computer applications in engineering sciences. Vol. 3, (2014).

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CMOS operational amplifier design for industrial and biopotential applications: Comprehensive review and circuit implementation;Results in Engineering;2024-06

2. An 87.25 dB Open-Loop Gain, 2.09 GHz Unity Gain Bandwidth 3-Stage Operational Amplifier Implemented Using 45nm Technology;2024 6th International Conference on Electrical Engineering and Information & Communication Technology (ICEEICT);2024-05-02

3. Design and Evaluation of Two Stage Op-Amp for Biomedical Applications Using 90nm CMOS Technology;2024 7th International Conference on Devices, Circuits and Systems (ICDCS);2024-04-23

4. A 1-mm2 CMOS-pipelined ADC with integrated folded cascode operational amplifier;Microelectronics International;2020-09-11

5. Design of an Area Efficient and High-gain CMOS Instrumentation Amplifier for VLSI Applications;2019 Innovations in Power and Advanced Computing Technologies (i-PACT);2019-03