Optimization of LNA Consisting of CCG Stage and Mutually Coupled CS Stage Using PSO Algorithm for UWB Applications
Publisher
Springer Singapore
Reference20 articles.
1. Chen HC, Wang T, Chiu HW, Kao TH, Lu SS (2009) 0.5-V 5.6-GHz CMOS receiver subsystem. IEEE Trans Microwave Theory Tech 57(2):329–35. https://doi.org/10.1109/TMTT.2008.2011165
2. Balankutty A, Yu SA, Feng Y, Kinget PR (2010) A 0.6-V zero-IF/low-IF receiver with integrated fractional-N synthesizer for 2.4-GHz ISM-band applications. IEEE J Solid-State Circuits 45(3):538–53. https://doi.org/10.1109/JSSC.2009.2039827
3. Balankutty A, Kinget PR (2011 ) An ultra-low voltage, low-noise, high linearity 900-MHz receiver with digitally calibrated in-band feed-forward interferer cancellation in 65-nm CMOS. IEEE J Solid-State Circuits 46(10):2268–2283. https://doi.org/10.1109/JSSC.2011.2161425
4. Parvizi M, Allidina K, El-Gamal MN (2015) A sub-mW, ultra-low-voltage, wideband low-noise amplifier design technique. IEEE Trans Very Large Scale Integrat (VLSI) Syst 1(6):1111–22. https://doi.org/10.1109/TVLSI.2014.2334642
5. Fakhfakh M et al (2010) Analog circuit design optimization through the particle swarm optimization technique. Analog Integrated Circuits Sign Process 63(1):71–82