1. Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Fujiwara, H., Singh, A.D.: On minimization of test application time for RAS. In: 2010 23rd International Conference on VLSI Design, pp. 393–398. IEEE (2010)
2. Adiga, R., Arpit, G., Singh, V., Saluja, K.K., Singh, A.D.: Modified T-Flip-Flop based scan cell for RAS. In: 15th IEEE European Test Symposium, pp. 113–118. IEEE (2010)
3. Agrawal, V.D., Cheng, K.T., Johnson, D.D., Lin, T.S.: Designing circuits with partial scan. IEEE Design Test Comput. 5(2), 8–15 (1988)
4. Ando, H.: Testing VLSI with random access scan. In: Digest of the Computer Society International Conference(COMPCON), pp. 50–52 (1980)
5. Baik, D.H., Saluja, K.K.: Progressive random access scan: a simultaneous solution to test power, test data volume and test time. In: IEEE International Conference on Test, 10 pp. IEEE (2005)