Author:
Mohamed Asan Basiri M.,Shukla Sandeep K.
Reference12 articles.
1. Mohamed Asan Basiri, M., Shukla, S.K.: Hardware optimizations for Crypto Implementations. In: IEEE International Symposium on VLSI Design and Test, pp. 1–6, Guwahati (2016)
2. Chang, H.-C., Lin, C.-C., Chang, F.-K., Lee, C.-Y.: A universal VLSI architecture for reedsolomon error-and-erasure decoders. IEEE Trans. Circuits Syst. I Regul. Pap. 56(9), 1960–1967 (2009)
3. Fu, S.-Z., Lu, B.-X., Pan, Y.-H., Shen, J.-H., Chen, R.-J.: Architecture design of reconfigurable reed solomon error correction codec. In: IEEE International Conference on Advanced Infocomm Technology, Taiwan, pp. 234–235 (2013)
4. Song, M.K., Won, H.S., Kong, M.H.: Architecture for decoding adaptive Reed-Solomon codes with varying block length. In: IEEE International Conference on Consumer Electronics, pp. 298–299 (2002)
5. Wang, W., Chen, Z., Huang, X.: Accelerating leveled fully homomorphic encryption using GPU. In: IEEE International Symposium on Circuits and Systems (ISCAS), Melbourne, pp. 2800–2803 (2014)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献