Author:
Balamurugan J.,Gnanasekaran M.
Reference8 articles.
1. Verma P (2012) Design of 4 × 4 bit vedic multiplier using EDA tool. Int J Comput Appl 48(20):32–35
2. Yuvaraj M, Kailath BJ, Bhaskhar N (2017) Design of optimized MAC unit using integrated vedic multiplier. In: International conference on microelectronic devices, circuits and systems (ICMDCS) (pp 1–6). IEEE, pp 3677–3685.
https://doi.org/10.1109/icmdcs.2017.8211704
3. Katkar SC, Kene P, Ugale S (2015) Design of efficient 64 bit mac unit using vedic multiplier for DSP application-a review. ISSN 2348-9928 IJAICT, 1(9)
4. Antony SM, Prasanthi SSR, Indu S, Pandey R (2015) Design of high speed Vedic multiplier using multiplexer based adder. In: 2015 International conference on control communication & computing India (ICCC). IEEE, pp 448–453.
https://doi.org/10.1109/iccc.2015.7432938
5. Ramesh GP, Rajan A (2013) RF energy harvesting systems for low power applications. Int J Technol Eng Sci 1085–1091