1. E. Brier, C. Clavier, F. Olivier, Correlation power analysis with a leakage model, in Cryptographic Hardware and Embedded Systems - CHES 2004: 6th International Workshop Cambridge, MA, USA, August 11-13, 2004. Proceedings, pp. 16–29 (2004). https://doi.org/10.1007/978-3-540-28632-5_2
2. Z. Chen, Y. Zhou, Dual-rail random switching logic: a countermeasure to reduce side channel leakage, in International Workshop on Cryptographic Hardware and Embedded Systems (Springer, 2006), pp. 242–254
3. G. Becker, J. Cooper, E. DeMulder, G. Goodwill, J. Jaffe, G. Kenworthy, T. Kouzminov, A. Leiserson, M. Marson, P. Rohatgi, et al. Test vector leakage assessment (tvla) methodology in practice, in International Cryptographic Module Conference, vol. 1001, p. 13 (2013)
4. D. Oswald, C. Paar, Breaking mifare desfire mf3icd40: power analysis and templates in the real world, in International Workshop on Cryptographic Hardware and Embedded Systems, (Springer, 2011), pp. 207–222
5. N. Debande, Y. Souissi, M. Nassar, S. Guilley, T.-H. Le, J.-L. Danger, "Resynchronization by moments": an efficient solution to align side-channel traces, in 2011 IEEE International Workshop on Information Forensics and Security (WIFS) (IEEE, 2011), pp. 1–6