Author:
Wang Haixin,Bai Xue,Wu Qiongzhi
Reference9 articles.
1. JEDEC Solid State Technology Association: DDR3 SDRAM Specification (JESD79-3A). In: JEDEC Standard. September, 2007
2. Wang, B., Du, J., Bi, X., Tian, X.: High bandwidth memory interface design based on DDR3 SDRAM and FPGA. In: Soc Design Conference, pp. 253–254. IEEE (2016)
3. Xilinx. UG586: Zynq-7000 AP SoC and 7 Series Devices Memory Interface Solutions v4.2 User Guide. October 04, 2017
4. Jiao, S., Cheng, R.: Design of a DDR3 controller based on FPGA. Electron. Sci. Technol. 28(7), 41–43 (2015)
5. Ye, W., Li, H.: FPGA based DDR3 applications in a multichannel channelization data cache. In: International Symposium on Computational Intelligence and Design, pp. 54–57. IEEE (2017)