Author:
Sankangoudar Keerti Umesh,Nag K. Sowmya,Sharma Anshul
Publisher
Springer Nature Singapore
Reference6 articles.
1. T.M. Pavithran, R. Bhakthavatchalu, UVM based testbench architecture for logic sub-system verification, in IEEE International Conference on Technological Advancements in Power and Energy (2017)
2. S. Rosenberg, K. Meade, A Practical Guide to Adopting the Universal Verification Methodology (UVM), 2nd edn. (Cadence Design Systems, San Jose, 2010)
3. S. Jain, P. Govani, K.B. Poddar, A.K. Lal, R.M. Parmar, Functional verification of DSP based On-board VLSI designs, in International Conference of VLSI Systems, Architectures, Technology and Applications (VLSI-SATA) (2016)
4. J. Bromley, If SystemVerilog is so good, why do we need the UVM? Sharing Responsibilities between Libraries and the core language, in Proceedings of the 2013 Forum on specification and Design Languages FD (2013)
5. K. Salah, A UVM-based smart functional verification platform: concepts, Pros, Cons, and Opportunities, in 9th International Design and Test Symposium (DTS) (2014)