1. Lau, J. H. (2022). Recent advances and trends in advanced packaging. IEEE Transactions on CPMT, 12(2), 228–252.
2. Kim, B., Matthias, T., Wimplinger, M., Kettner, P., & Lindner, P. (2010). Comparison of enabling wafer bonding techniques for TSV integration. ASME Paper No. IMECE2010–400002.
3. Chen, K., Lee, S., Andry, P., Tsang, C., Topop, A., Lin, Y., Lu, J., Young, A., Ieong, M., & Haensch, W. (2006). Structure, design and process control for Cu bonded interconnects in 3D integrated circuits. In IEEE Proceedings of International Electron Devices Meeting, San Francisco, CA, December 11–13, 2006 (pp. 367–370).
4. Liu, F., Yu, R., Young, A., Doyle, J., Wang, X., Shi, L., Chen, K., Li, X., Dipaola, D., Brown, D., Ryan, C., Hagan, J., Wong, K., Lu, M., Gu, X., Klymko, N., Perfecto, E., Merryman, A., Kelly K., Purushothaman, S., Koester, S., Wisnieff, R., & Haensch, W. (2008). A 300-wafer-level three-dimensional integration scheme using tungsten through-silicon via and hybrid Cu-adhesive bonding. In IEEE Proceedings of IEDM, December 2008 (pp. 1–4).
5. Yu, R., Liu, F., Polastre, R., Chen, K., Liu, X., Shi, L., Perfecto, E., Klymko, N., Chace, M., Shaw, T., Dimilia, D., Kinser, E., Young, A., Purushothaman, S., Koester, S., & Haensch W. (2009). Reliability of a 300-mm-compatible 3DI technology base on hybrid Cu-adhesive wafer bonding. In Proceedings of Symposium on VLSI Technology Digest of Technical Papers, 2009 (pp. 170–171).